

Research Article

Exploring Circuit Optimization in VLSI: A Comprehensive Review

Rishab Pandey

Department of Electrical Engineering, Ambition Institute of Technology, Varanasi.

I N F O

E-mail Id:

rp407908@gmail.com

How to cite this article:

Pandey R. Exploring Circuit Optimization in VLSI: A Comprehensive Review. *J Adv Res Microelec VLSI* 2023; 6(1): 5-12.

Date of Submission: 2023-04-20

Date of Acceptance: 2023-05-12

A B S T R A C T

Transistors can be operated more simply and can be put into devices as switches thanks to digital circuits. The introduction of vacuum tubes had a significant impact on the electronics industry, but there were some challenges, like high power and 100 anode tension. The development of the transistor in the microelectronics sector used only a few watts. It ended up serving as the basis for low-energy appliances. Power per unit area has increased due to the integration of several functionalities into a single chip and improvements in circuit performance, which have also increased the need for cooling and heat removal systems. Low power is their major concern in the VLSI context.

Keywords: Digital Circuits, Transistors, Vacuum Tube, VLSI

Introduction

Transistors can be operated more simply and can be put into devices as switches thanks to digital circuits. The introduction of vacuum tubes had a significant impact on the electronics industry, but there were some challenges, like high power and 100 anode tension. The development of the transistor in the microelectronics sector used only a few watts. It ended up serving as the basis for low-energy

appliances. Power per unit area has increased due to the integration of several functionalities into a single chip and improvements in circuit performance, which have also increased the need for cooling and heat removal systems. Low power is their major concern in the VLSI context.

Power Optimization

Various techniques used for testing, its application and disadvantages are shown in below.

Table I. Various techniques used for testing, its application and disadvantages

Technique	Disadvantages	Application
Test Vector Reordering	For large set of test vectors, the CPU time needed to reorder vectors is bit high.	External Testing
Low Transition TPGs	Need a longer sequence of test vectors to get a high fault coverage	Test-per-Scan BIST & Test-per-Clock
X-Filling	They require more test patterns to achieve a target fault coverage	Test-per-Scan BIST
Scan cells Reordering	Routing congestion problems during scan routing	Test-per-Scan BIST
Test Vector Compaction	In some cases more test patterns are needed to get a target fault coverage	Test-per-Scan BIST & Test-per-Clock

LFSR Parameter Selection	Needs huge CPU time to find the best parameters (e.g. the best seed).	Test-per-Scan BIST & Test-per-Clock
Low Power ATPG	Needs more CPU time than conventional ATPG	External Testing
Scan Architecture Modification	Hardware area overhead is significantly increased	Test-per-Scan BIST
LFSR Reseeding and Compression Techniques	Needs a moderate hardware area overhead	Test-per-Scan BIST

Power Estimation

In power estimation, simulation and probabilistic methods are used. These methods require detailed structure of the circuit and its interconnection. There is a tradeoff between accuracy and efficiency. It requires more time to implement and simulate for large circuits

VLSI Circuits

Computers employ embedded modules for their CPUs, RAM, control modules, etc. Switching devices, message systems, computer networks, automobiles, audio equipment, toys, body implants are all frequently mentioned in ICs. The manufacturing of multidisciplinary mechanical equipment on IC, merging small-scale mechanical and electronic systems, is made easier by the technology of the Micro-Electro-Mechanical System (MEMS). Automotive airbag sensors and acceleration capabilities, for instance, are integrated on a chip where an accelerometer senses a sudden increase in vehicle speed and recognises an imminent collision. Due to these advancements, ICs are now widely used and rank among humanity's greatest achievements.

The number of transistors has increased over the past five decades from a few hundred to over 20 million. There are five generations of transistors. The IC sector has made significant strides for electronic devices and mobile phones, particularly in the previous ten years. This makes it quite clear that in the upcoming decade, millions of mechanical and electrical devices as well as several gigahertz can be employed to develop chips with millions of transistors for micro-electronic mechanical chips. These chips will enable a new generation of mobile devices, including ones with augmented reality, wearable computers, implanted computers. All people will have access to affordable, regional point-to-point connectivity thanks to it.

With the introduction of a small number of transistors (SMIS), IC technology began to advance in the 1960s. VLSI (Very Large Scale Integration) chips are actually used to describe chips that include millions of transistors. A few flip-flops and gateways were included in more modern ICs, which were also simpler. Some ICs were more logically comprehensible for a single transistor with a basic condenser network.

The architecture of very large interfaces has changed significantly over the past ten years as screen sizes have shrunk from the micrometre to the nanometer range. According to the Moore's law, the total number of transistors on a single integrated circuit increases once every 1.5 years. Several hundred transistors each circuit to several million transistors per day are transferred on a single chip. This large migration is only conceivable by lowering the integrated circuit's feature sizes. Only a few metres to a few nanometers were the new practical sizes. Due to the increasing complexity of contemporary VLSI chip design, electronic design automation (EDA) is crucial for achieving high device efficiency. The partitioning, floor planning, organising, routing, compacting steps of the architectural planning process for VLSI are included. Future VLSI circuit development will be heavily reliant on how far physical system automation resources have come.

Review of literature

Arkadiy et al (2014) in 2002, it was proposed that the Gate Diffusion Input (GDI) technique reduce the area and power of digital VLSI circuits. For twin-well, silicone on Insulator (SOI) methods, the GDI logic was initially proposed. It allowed the implementation with just two transistors of a wide range of difficult logical functions. This arrangement was suitable for the design of regular digital circuits which had a much smaller area than existing PTL and Static CMOS methods, while improving power. In addition, GDI circuits were affected by a reduced swing due to threshold declines as were PTL implementations. Conversely, despite the need for swing restoration circuits, the logical flexibility and transistor count of the GDI cell have decreased substantially.

T. Suguna and M. Janaki Rani (2018) Because the power demand is reduced, CMOS is the key component in designing VLSI devices. Power optimization in deep submicron CMOS technologies has become an overridden concern. As the computer is smaller, the key problems are power usage cuts and in general power conservation on the processor. Power management is critical for many designs in order to reduce package expenses and prolong battery life. The leakage of control management also has a big role in the overall power dissipation of VLSI circuits. This essay seeks to clarify the advancements and advances in the area of power management in deep submicron regions of CMOS

circuits. This survey was useful for the designer to choose an appropriate technology according to the requirement.

The authors in Tennakoon and Sechen (2012) suggested an effective gate-sizing technique for lagrangian relaxation with clear constraints. However, the methodology requires the practical harmonization of a good initial solution and subgradient optimisation. The authors in Berkelaar and Jess (2013) proposed a flexible linear programming system for gate size in a bid to increase code sophistication without substantial effect on solution consistency. Secondly, two popular methods for improving circuit performance are buffer insertion and wiring in the context of increasing wire delay. The retardation of a net depends on the wire resistance and capacity product directly.

Ambily Babu (2014) Designers have been finding ways to speed up automated circuits and the their field of design since the advent of the First IC. Advances in VLSI manufacturing technologies recently allowed the complete Device to be mounted on a chip. The drawback was that the power dissipation of modern VLSI is a crucial parameter. This paper provides insight into specific energy dissipation sources in digital CMOS and the technologies for circuit and system power optimization.

Duan et al. (2009) Suggesting a technique of bus encoding using prohibited cross-talk reduction transitional free algorithm for on- chip interconnection with the VLSI. A version of the binary Fibonacci number method was introduced as mapping and coding method. The mathematical analysis showed that the Fibonacci Numeral System (FSN) can represent all numbers through Forbidden Transition Free (FTF) vectors which reduced the crosstalk delay and remedied the procedure in which the free binary Fibonacci coding words are generated.

M. Sivakumar and S. Omkumar (2017) Optimizations at different design stage stages, such as algorithms, software, logic and circuit & process technologies, are needed to achieve a reduction in power consumption. This paper looks at the two logic solutions for software architecture with low capacity. For raising the switching operation capacity of individual logic gates, optimization strategies are performed. The power may be that by optimizing the circuit or minimizing the logical stage. Within this paper we pursue the method of circuit level optimization to every the region and strength. The proposed asynchronous parallel self-time adder (PASTA) technology uses modified Gate Diffusion Input (GDI) logic. In the same way, the XOR gate and half adder structure is reduced to a low surface and a low energy material. "The digial circuit is centered on the multi-value principle by growing the representation domain from the two rates ($N=2$) to $N>2$. The key benefit of this method is compensating for the inability to enforce the uniform series of MVL gates on current built-in circuits.

The proposed Adder GDL logic provides fewer transistors (area) and a low power consumption from the tests than the current technology. The proposed MVL technology facilitates the construction of a digital MVL circuit package to obtain binary circuit values. The simulation phase is carried out by the device tanner14.11 to test the reliability of the PASTA & MVL circuits, while having little power and limited wiring delays relative to binary and three-value logic.

Coello (2011) Emphasizes multi-objectif optimisation through evolutionary theory and describes the numerous approaches utilizing this approach. The author notes, for optimizing VLSI circuits by weighted summation that the additional goal functions may be used to generate a single feature. In particular, the author demonstrated in Vector Evaluated Genetic Search (GS), the modified version of conventional GS during the selection step, the effectiveness of some combination circuits and multiplier – free IIR filters. Kumar et al., (2010) have also discussed a strategy to recognize in a fully specified set of vectors the don't care locations, keeping in mind both fault activation path and fault propagation path, which is based on PSO for vector reordering. Cellular Automata (CA) is a powerful computing and modeling tool in which the cell is updated at every clock cycle. The state of the cell is dictated by the immediate neighbours, typically termed as two states-three neighbourhood CA. Use of CA has been reported in literature for testing of the VLSI circuits.

Transistor width, door scale, cable size problems are important to VLSI architecture as they may allow choices between the different priorities of the cost feature. In Fishburn and Dunlop (2015), TILOS uses an iterative transistor sizing technique based on convex programming based on the sensitivity of critical delays to enhance performance. The advantage of TILOS is that a local optimum is global is the use of convex delay models for transistor size. The iterative approach has been further improved. Nonetheless, for issues of more than a few thousand broad parts, the general approach does not work.

Skobtsov et al. (2010) Two VLSI circuit TPG forms have been identified. One method is based on the classical GA, while another method includes genetic programming, which shows the test patterns as a micro-op sequence. For the visualization of trends and associated processes, i.e. crossover and transformation, a linear graph representation is used. PSO is a powerful stochastic swarm movement and knowledge optimization strategy. PSO refers to problem solving the idea of social contact. In this technology, a set of particles which form a swarm, moving around in the search space, are regarded as a point in N-dimensional space that adjusts flying to their own flying experience, along with the flying experience of other particles.

Anuj and Divya Khanna (2014) Low power came in to

limelight in the current generation of electronic design. Earlier area and cost and performance were the need of design engineers neglecting power. However, trade off exist between area, power and performance. The circuit is affected by its components in its overall performance. Contributing to design problems and components is done to optimize the design. The shrinking technology under 90 nm of power dissipation and its control was very important for the manufacturer. Increased battery life and decreased packages expense were essential for optimization. This paper provides a literature review on VLSI low-power circuit design strategies and methodologies. The paper concludes that different energy reduction strategies and methodologies have been discussed. The CAD methods for energy optimization, which holds up with region and time and efficiency have been effectively tested. This study showed that VLSI low power circuits are required and proposed numerous design strategies currently in use in the microelectronics industry. This article allows designers to consider the fundamentals of low strength. The principal design issues were shortly clarified and introduced to anyone who might like to learn about the subject.

Harutyunyan et al., (2012) discussed a new technique for March test algorithm generation and its uses in the RAMs for fault detection. A novel test algorithm was generated for detection of all unlinked and linked static and two-operation dynamic faults. In this regard, a new structure-oriented method was developed and a well-organized test algorithm March LSD was generated. The literature shows that a number of researchers have done work on March algorithms. Further, it is observed that most of them have worked on the fault coverage and complexity. However, none of these papers reports the area overhead and power analysis of these algorithms, to the best of our knowledge.

Sathiamoorthy and Andaljayalakshmi (2014) in developing the related locations for a range of circuit modules on a chip, the concept of the physical layout of VLSI circuits is an essential phase in maximizing circuit output. In this stage, it is normal for a manufacturer to monitor the location of certain modules for various purposes in the final packaging. The designer could choose to limit the distinction between two components when there are various relationships. It often occurs as projects are used, in which the layout stays the same with those components in the current floor plan. Production firms may also be interested in any type of constraint that is symmetrical. However, an effective way of monitoring the absolute or relative location of modules is not simple and, because of this weakness, the implementation and usefulness of many plan algorithms have been limited.

Lee and Toubia, (2007) A new low power compression data test device focused on LFSR reseeding was also suggested.

One downside of LFSR-based compression systems was that the unidentified bits were loaded with unknown values, resulting in frequent transformations while scanning and hence high dissipation. A new encoding system was implemented to solve this issue, which could be used for any LFSR reconstruction method, to decrease testing power dramatically and thus lower the test capacity. After LFSR reseeding, the proposed encoding system was the second stage of compression. Two goals were reached: firstly, by filling the unspecified bits in a specific way the amount of transformations was reduced; secondly, by reducing the number of defined bits to be generated by LFSR resetting. Experimental work has shown that the proposed approach substantially lowers test power and offers better compression of test data than LFSR reseeding alone proposes a lower-powered optimization algorithm that has been able to explore the balance between low power and high testability. A newly suggested power projection method and a forecast of the anticipated test time are used to measure the algorithm. The method has been shown for testability purposes through laboratory control and field optimisation."

Ehrgott and Gandibleux (2012) Details of advanced MOP resolution are described, including Fuzzy approaches, digital methods and developmental algorithms. Multi-target optimization strategies are used for the configuration of analog and digital circuits. Multilateral optimization is a central research subject in science and engineering. A number of videos, review papers and even textbooks on this topic are published. Various aspects are defined of non-linear multi-target optimization.

Sellathamby et al., (2005) Suggested BIST low power output. Transitions are minimized in their function by growing the distance between the following bits in the test sequence, carried out using updated LFSR. The findings of the simulation indicate that the power dispersion with adjusted LFSR is that. Have launched the latest TPG with a decreased power dissipation that is more suited for BIST systems without impacting fault cover. The patterns generated by a counter and a gray code generator are XOR-ed with the low power seed LFSR. The result shows significant testing power reduction with the proposed method. To test the VLSI Modules, LFSR is an important part of BIST to generate the patterns for the testing. Many researchers have worked on the low power techniques for LFSRs and counters.

Van Ginneken (2010) presented an optimum buffer insertion algorithm based on dynamic programming. The number of buffer sites that were the foundation for several subsequent studies on net buffer deployment has a quadratic complexity. Thanks to its variations, it is correctly measured by adjusting the processor voltage

and fixing timing errors. In contrast to worse housing and mathematical optimization, the Razor platform eliminates the requirement for voltage margins and thus a large overhead economy. Kapil Mangla and Shashank Saxena (2015) in day today life, Product Chip Systems (SoC) are required. The SoC is named as millions of chips in one slot. These million chips are integrated into the single chip by decreasing each chip's transistor size. This CMOS technique can therefore be used in the SoC product. CSLA is mainly used to reduce the size of the chip and raising the gap of propagation. The asynchronous automatic parallel adder (PASTA) works by iterotic coding. Therefore, this adder removes the number of unwanted clock cycle activation to achieve high speed and low power.

Lundstrom (2007) Rapid technical growth has a major influence on engineering progress. The technical advancement allows innovative and better computer devices to be produced, thus promoting the growth of several innovation fields. The need for high accuracy and efficiency is greater than ever before for multi-functional tablets, cameras and laptops. Besides conventional efficiency improvements, customers are involved in battery life, durability and renewable computing. Multi-functional characteristics, a high performance with low resources, compact and concurrently cost effective are the main objectives of designing these goods. A common method to accomplish these objectives is the measurements of the fundamental elements of the circuit. Thanks to growing leakage energy and durability issues, the shift to lower technology generations for high efficiency and denser application is getting more complicated. Therefore, the backward progression of production approaches the boundaries of ballistic transport.

Dennard et al (2018) the development in VLSI technologies has shaped the analog and digital circuits to scale down into nanometer range, the concern regarding power consumption has increased speedily due to the structure density and the design complication. Thus, there exists a prerequisite of a precise power modeling technique to direct the problems of nanometer processing technologies. In this paper several modeling techniques have been discussed and the process of Input Vector Control (IVC) is found to be a preferable substitute in getting the low power consumption. IVC design is built on the effect of transistor stacking. It is extremely preferred due of its nature of independency on the other technological parameters.

Gary Yeap (2008) we identified various leakage and static current reduction strategies, voltage switching, capacitance, frequency switching and noticed a variety of the common low power architecture merits. The criteria for low power architecture were described by Sung-mo Kang et al, (2013), different methodologies were proposed for low power

consumption. The key emphasis of this chapter was the circuit – or transistor architecture.

Geetha et al (2017) the key challenge for late hardware companies is low strength. Control dispersion is an essential idea for VLSI Chip outline in terms of execution and area. Check management procedures are mainly used for low power circuits and frameworks configuration. Results show that the transistor leakage accounts for 40 per cent or significantly higher aggregate power utilization. This rate would rise with the rise in creativity if rationalization strategies do not add leakage within containment points. This paper focuses on the enhancement of circuits and designs mechanization techniques to achieve this aim. The paper also outlines various problems with the circuit boundaries at structure, legal and device rates and offers specific approaches to resolve the abovementioned problems. The initial part of the paper provides a schedule for primary sources of CMOS transistor leakage current. The second section of the paper reveals several strategies for simplifying the device to change the current standby leakage. Some current procedures, like rest, stacking and reading strategies, are discussed for CMOS entrance planning that essentially reduces leakage streams. This paper discusses the benefits of the reader approach because there is no extra monitoring and hardware evaluation, thereby limiting the range increase and additionally, as opposed to other device, the power dissipation in dynamic state and not impacting the dynamic capacity that is the main disadvantage of other leaking reduction techniques.

Kamal K Mehta, (2016) The literature review discussed the issue of dynamic power dissipation and the associated technological question. And different factors have been established to reduce the dissipation of electricity. This paper addresses the residual impact in the architecture of the device after integrating complex power problems. Mr Suhas D. Mr Suhas D. The various lower energy architecture approaches were suggested by kakde et al (2016). And the various factors to reduce switching activities were also provided. And also it noticed that the usage of advance technologies minimized swing or operation approaches to low power interconnections.

Rohit Lorenzo & Saurabh Chaudhury (2017) "An ever rising demand has resulted in aggressive scaling of portable and battery- operated systems. While scaling technology enables quicker and high performance products, it induces excessive power dissipation, in particular leakage. The power dissipation of leaks is now a key factor in today's high performance chip's total energy usage. Many who have introduced many creative strategies to create low-performance circuits and systems have a tremendous need to reduce the dissipation of power in high-density chips. Nano-scale VLSI chips have ultra-thin gate oxide, very low

threshold voltage and narrow channels. The VLSI chips are very tightly optimized. The most challenging problem in VLSI circuits and devices was thus leakage control dissipation. In this article, we provide an summary of the cutting-edge strategies for reducing leakage rates since 1995. This also classifies the different leakage minimization methods conceptually. In addition, a thorough study has been carried out using a simple metal oxide semiconductor (CMOS) gate with the SPICE method for the influence of development nodes on leakage and distance. It also checks for process, voltage and temperature variations in relation to reliability issues. This detailed research along with the experimental findings will be used to pick the most successful approach to minimize leakage.

Conclusion and future work

The cell re-ordering based mapping approach presented in Chapter 4, offered a significant delay advantage compared to the standard Domino mapping technique. Also, the area penalty imposed while cell re-ordering is kept as minimal as possible. Especially, this approach makes the design suitable for high performance applications. The proposed decomposition based approach presented, yields lower transistor count competed to static CMOS logic style. A Mixed CMOS circuits are comparable with only dynamic and only static realizations according to works stated elsewhere. Also, We may conclude that mixed CMOS circuit is perfect for high speed and low power applications such as handheld digital gadgets, mobiles etc. Significant power savings were recorded by using the pattern recognition based clock gating approach, presented. The clock signal, which is highly active in the Domino block is thoroughly dealt with in this chapter. This made the overall design comparable to other low power approaches reported in the literature. This encourages the design to be used in various application of handheld gadgets.

The decomposition methods can be further generalized for incompletely specified Boolean functions. This work however leaves a number of issues opens and problems to address giving a scope for further extension of this research. The raw mapping approach considered the gates to be of "and", "or" natures only. Further functionalities can be considered in the initial mapped circuit and new set of rules can be derived accordingly for combination operations. Concepts like average case delay in terms of incompletely defined Boolean functions and usage of logical effort in estimating the delay can also be employed. Also, various other approaches for multi objective optimization and choosing of the best candidate from the Pareto optimal front can be explored. The clock gating logic is optimized using our proposed approach in terms of switching power and area. However, the gating logic significantly affects the delay of the circuit. Hence performance parameter

can also be included in the analysis.

References

1. "Low power VLSI chip design: Circuit Design Techniques," <http://www.eeherald.com/section/design-guide/Low-Power-VLSI-Design.html>, accessed: 2014-12-25.
2. A. Peiravi and M. Asyaei, "Current-comparison-based Domino: New Low-leakage High-speed Domino Circuit for Wide Fan-in Gates," *IEEE Transactions on Very Large Scale Integration Systems*, vol. 21, no. 5, pp. 934–943, 2013.
3. Ambily Babu (2014) "Power Optimization Techniques at Circuit and Device Level in Digital CMOS VLSI – A Review" *International Journal of Engineering Research & Technology (IJERT)* IJERT ISSN: 2278-0181 IJERTV3IS110434 www.ijert.org (This work is licensed under a Creative Commons Attribution 4.0 International License.) Vol. 3 Issue 11, November-2014
4. Anuj and Divya Khanna (2014) "A Literature Review on Design Strategies and Methodologies of Low Power VLSI Circuits" *IOSR Journal of VLSI and Signal Processing (IOSR-JVSP)* Volume 4, Issue 2, Ver. IV (Mar-Apr. 2014), PP 17- 21 e-ISSN: 2319 – 4200, p-ISSN No. : 2319 – 4197 www.iosrjournals.org
5. Arkadiy Morgenshtein, Viacheslav Yuzhaninov, Alexey Kovshilovsky and Alexander Fish, "Full-Swing Gate Diffusion Input logic-Case-study of low-power CLA adder design", *Integration, the VLSI journal*, Vol. 47, 62-70, 2014.
6. B. R. Zeydel, D. Baran, V. G. Oklobdzija, "Energy-efficient Design Methodologies: High-performance VLSI Adders," *IEEE Journal of Solid-State Circuits*, vol. 45, no. 6, pp. 1220–1233, 2010.
7. B. T. Geetha, B. Padmavathi and V. Perumal (2017) "Design methodologies and circuit optimization techniques for low power CMOS VLSI design" DOI: 10.1109/ICPCSI.2017.8392016 <https://ieeexplore.ieee.org/document/8392016>
8. C. A. Coello, "A short tutorial on evolutionary multiobjective optimization," in *Proc. 1st Int. Conf. Evolutionary Multi- Criterion Optimization*, 2011, pp. 21–40.
9. C. Efstathiou, Z. Owda, Y. Tsiatouhas, "New High-Speed Multioutput Carry Look-Ahead Adders," *IEEE Transactions on Circuits and Systems II: Express Briefs*, vol. 60, no. 10, pp. 667–671, 2013.
10. Coello, Carlos A., Christiansen, Alan D. & Hernández Aguirre, "Using Genetic Algorithms to Design Combinational Logic Circuits." *ANNIE'. Intelligent Engineering through Artificial Neural Networks*, Volume 6. *Smart Engineering Systems: Neural Networks, Fuzzy Logic and Evolutionary Programming*. Edited by Cihan H. Dagli, Metin Akay, C. L. Philip Chen, Benito R. Fernandez

- and Joydeep Ghosh. pp. 391-396. November, 2016.
11. D. A. Patterson and J. L. Hennessy, *Computer Organization and Design: The Hardware/Software Interface*. Newnes, 2013.
 12. Dennard RH, Cai J, Kumar A. A Perspective on today's scaling challenges and possible future directions: in *Handbook of Thin Film Deposition (Fourth Edition)*. 2018:3-18.
 13. Duan, C., Calle, V.H.C. and Khatri, S.P. (2009), "Efficient on-chip crosstalk avoidance codec design", *Transactions on Very Large Scale Integration (VLSI) Systems*, Vol. 17 No. 4, pp. 551-560.
 14. F. J. Rodriguez, C. Garcia-Martinez, M. Lozano, "Hybrid Meta-heuristics Based on Evolutionary Algorithms and Simulated Annealing: Taxonomy, Comparison, Synergy Test," *IEEE Transactions on Evolutionary Computation*, vol. 16, no. 6, pp. 787-800, 2012.
 15. G. Martin, B. Bailey, A. Piziali, *ESL Design and Verification: A Prescription for Electronic System Level Methodology*. Morgan Kaufmann, 2010.
 16. G. Palumbo, M. Pennisi, M. Alioto, "A Simple Circuit Approach to Reduce Delay Variations in Domino Logic Gates," *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 59, no. 10, pp. 2292-2300, 2012.
 17. Gary K. Yeap, "Practical Low Power Digital VLSI Design", Kluwer Academic, Publishers, 2008.
 18. H. Tennakoon and C. Sechen. Gate Sizing using Lagrangian Relaxation Combined with a Fast Gradient based Preprocessing Step. In *International Conference on Computer Aided Design*, pages 395-402, 2012.
 19. H. Tennakoon and C. Sechen. Gate Sizing using Lagrangian Relaxation Combined with a Fast Gradient based Preprocessing Step. In *International Conference on Computer Aided Design*, pages 395-402, 2012.
 20. J. Kathuria, M. Ayoubkhan, A. Noor, "A Review of Clock Gating Techniques," *MIT International Journal of Electronics and Communication Engineering*, vol. 1, no. 2, pp. 106-114, 2011.
 21. J. Lu, W.-K. Chow, C.-W. Sham, "Fast-Power and Slew-Aware Gated Clock Tree Synthesis," *IEEE Transactions on Very Large Scale Integration Systems*, vol. 20, no. 11, pp. 2094-2103, 2012.
 22. J. Wu, Y.-L. Shen, K. Reinhardt, H. Szu, B. Dong, "A Nanotechnology Enhancement to Moore's Law," *Applied Computational Intelligence and Soft Computing*, vol. 2, pp. 2-15, 2013.
 23. J. Wu, Y.-L. Shen, K. Reinhardt, H. Szu, B. Dong, "A Nanotechnology Enhancement to Moore's Law," *Applied Computational Intelligence and Soft Computing*, vol. 2, pp. 2-15, 2013.
 24. J.P. Fishburn and A.E. Dunlop. TILOS A Posynomial Programming Approach to Transistor Sizing. In *International Conference on Computer Aided Design*, pages 326-336, 2015.
 25. K. Darbinyan, G. Harutyunyan, S. Shoukourian, V. Vardanian, Y. Zorian, "A robust solution for embedded memory test and repair," in *Proc. IEEE Asian Test Symp.*, Nov. 2012, pp. 461-462.
 26. Kamal K Mehta, "A Review on Strategies and Methodologies of Dynamic Power Reduction on Low Power System Design" in *ijcsc Volume 7, No 1*, 2016.
 27. Kapil Mangla and Shashank Saxena, "Analysis of Different CMOS Full Adder Circuits Based on Various Parameters for Low Voltage VLSI Design", *International Journal of Engineering and Technical Research (IJETR)*, Vol. 3, No-5, May 2015.
 28. Krishna Kumar S., S. Kaundinya, Subhadip Kundu, Santanu Chattopadhyay, "Customizing Pattern Set for Test Power Reduction via Improved X-identification and Reordering," *ISLPED'10*, August 18-20, 2010, Austin, Texas, USA, Pp.No.177-182.
 29. Krishna Kumar S., S. Kaundinya, Subhadip Kundu, Santanu Chattopadhyay, "Particle Swarm Optimization based Vector Reordering for Low Power Testing," 2010 Second International conference on Computing, Communication and Networking Technologies
 30. L. Amarú, P.-E. Gaillardon, G. De Micheli, "BDS-MAJ: A BDD-based Logic Synthesis Tool Exploiting Majority Logic Decomposition," in *Proceedings of the 50th Annual Design Automation Conference*, 2013, p. 47.
 31. L. Amarú, P.-E. Gaillardon, G. De Micheli, "MIXSyn: An Efficient Logic Synthesis Methodology for Mixed XOR- AND/OR Dominated Circuits," in *Proceedings of Asia and South Pacific Design Automation Conference*, 2013, pp. 133- 138.
 32. L. Li and K. Choi, "Activity-driven Optimised Bus-specific-clock-gating for Ultra-lowpower Smart Space Applications," *IET communications*, vol. 5, no. 17, pp. 2501-2508, 2011.
 33. L. P. P. van Ginneken, "Buffer placement in distributed RC-tree network for minimal Elmore delay," in *Proc. IEEE Int.*
 34. *Symp. Circuits Syst.*, 1990, pp. 865-868
 35. L. Raja, K. Thanushkodi, T. Hemalatha, "Comparative Analysis of Various Low Power Clock Gating Design for ALU," in *Proceedings of IEEE International Conference on Electronics and Communication Systems*, 2014, pp. 1-5.
 36. L.P.P.P van Ginneken. Buffer placement in distributed rc-tree networks for minimal elmore delay. In *International Symposium on Circuits and Systems*, pages 190-197, 2010.
 37. Lee and Toubia, (2007) "Low Power Test Data Compression Based on LFSR Reseeding" https://www.researchgate.net/publication/4099092_Low_power_test_data_compression_based_on_LFSR_reseeding

38. Lin, T.W., Tu, S.W. and Jou, J.Y. (2007), "On chip bus encoding for power minimization under delay constraint", IEEE International Symposium on VLSI Design, Automation and Test (VLSI-DAT), Ambassador Hotel, Hsinchu, 25-27 April, available at: <http://vlsidat.itri.org.tw>
 39. M Berkelaar and J. Jess. Gate Sizing in MOS Digital Circuits with Linear Programming. In European Design Automation Conference, pages 217–221, 2013.
 40. M. Alioto, G. Palumbo, M. Pennisi, "Understanding the Effect of Process Variations on the Delay of Static and Domino Logic," IEEE Transactions on Very Large Scale Integration Systems, vol. 18, no. 5, pp. 697–710, 2010.
 41. M. Ehrgott and X. Gandibleux. Multiple Criteria Optimization. State of the Art Annotated Bibliographic Surveys. Kluwer, 2012.
 42. M. Hu, T. Wu, J. D. Weir, "An Adaptive Particle Swarm Optimization with Multiple Adaptive Methods," IEEE Transactions on Evolutionary Computation, vol. 17, no. 5, pp. 705–720, 2013.
-