Design and Implementation of Losses Data Comparison Using FPGA

  • Basavalinga Swamy Hiremath Assistant Professor, Department of VLSI Design and ES, LAEC Bidar,
  • Sandhyarani T Department of VLSI Design & Embedded System LAEC Bidar

Abstract

A usage of Field Programmable Gate Array (FPGA)-based lossless
information pressure coprocessor utilizing a pressure strategy created
by Rice. We are executing the Rice code (both encoder and decoder)
for 8 bit/test information on Altera Cyclone IV FPGA. The code has been
intended to be ideal on 1.5 < H < 7.5 pieces/test, where H is Entropy
that is typically needed in lossless picture pressure. The co-processor
will decrease the weight of host processor for information pressure. The
encoder and decoder can accomplish 11.6 MHz and 19.4 MHz clock,
individually, where a 10 MHz clock relates to a 10Mbits/s throughput.
The coprocessor collaborates with three significant outside subsystems
Host processor, Memory and channel I/O. The coprocessor comprises
of a Control unit and a Data way unit. A Host processor eventually
controls the coprocessor to play out its capacities.

Author Biography

Basavalinga Swamy Hiremath, Assistant Professor, Department of VLSI Design and ES, LAEC Bidar,

lingarajappaengg@gmail.com

References

[1]. An FPGA implementation of simple lossless data compression coprocessor, Armein Z.R Langi ITB Research center on information and communication technology.
[2]. A. Langi and W. Kinsner, “Wavelet compression for image transmission through bandlimited channels”, ARRL QEX Experimenters’sEchange,(ISSN: 0886–8093, USPS 011– 424), No. 151, pp. 12–21, Sep. 1994
[3]. A Robust Image Compression Algorithm using JPEG 2000 Standard with Golomb Rice Coding. IJCSNS International Journal of Computer Science and Network Security, VOL.10 No.12, December 2010.
[4]. A. Langi, “Review of data compression methods and algorithms”,TechnicalReport,DSP-RTG–2010– 9,InstitutTeknologi Bandung, Sep.2010.
[5]. A. Langi, “A VLSI Architecture of a Counter-Based Entropy Coder”, ITB Journal of Engineering Science, submitted Feb 2011.
[6]. A. Langi, “Lossless Compression Performance of a Simple Counter-Based Entropy Coder”, ITB Journal of information and communication technology, submitted Dec 2010.
[7]. A Hardware Architecture of a Counter Based Entropy Coder, Armein Z. R. LangiITB J. Eng. Sci., Vol. 44, No. 1, 2012, 33-48.
[8]. Cui, W., New LZW data compression algorithm and its FPGA implementation, Proc. 26th Picture Coding Symposium (PCS 2007), November 2007. [10] Heliontech.com, Compression Systems, (available at http://www.heliontech.com/comp_sys.htm, accessed August 24, 2011).
[9]. Jilani, S.A.K. &Sattar, S.A., JPEG Image Compression Using FPGA With Artificial Neural Networks, IACSIT International Journal of Engineering and Technology, 2(3), p 252-257, June 2010.
[10]. Implementation of LOCO-I Lossless Compression Algorithm using Fuzzy logic. Manasa Lekha.J, Mr. Chetan.H. International Journal of Application or Innovation in Engineering & Management (IJAIEM). Volume 3, Issue 7, July 2014.
Published
2021-10-01
How to Cite
HIREMATH, Basavalinga Swamy; T, Sandhyarani. Design and Implementation of Losses Data Comparison Using FPGA. Journal of Advanced Research in Microelectronics and VLSI, [S.l.], v. 2, n. 2, p. 1-5, oct. 2021. Available at: <http://thejournalshouse.com/index.php/ADR-Microelectronics-VLSI/article/view/395>. Date accessed: 19 may 2024.