

Research Article

A Low Power Translinear based CMOS Analog Multiplier

Harshmani Yadav¹, Manish Rai², Nitin Kumar³, Mahesh C Meena⁴, Abhay Kumar⁵, Anup Kumar⁶

^{1,2,6}Student, Department of Electronics and Communication Engineering, Netaji Subhas University of Technology, New Delhi, India

^{3,4}Student, Rajdhani College, University of Delhi, Department of Physics, Delhi, India

⁵Student, Department of Electronics Science, Delhi University, Delhi, India

Dol: <https://doi.org/10.24321/24561398.202503>

I N F O**Corresponding Author:**

Harshmani Yadav, Department of Electronics and Communication Engineering, Netaji Subhas University of Technology, New Delhi, India

E-mail Id:

theharshmani@gmail.com

How to cite this article:

Yadav H, Rai M, Kumar N, C Meena M, Kumar A, Kumar A. A Low Power Translinear based CMOS Analog Multiplier. J Adv Res Instru Control Engi 2025; 12(3&4): 10-12.

Date of Submission: 2025-08-22

Date of Acceptance: 2025-09-28

A B S T R A C T

In this work, a novel technique for creating four-quadrant CMOS analogue multipliers has been introduced. The main part of the proposed multiplier circuit, which is symmetrically arranged, is composed of a cascode current source and two common pairs of translinear loops. This symmetrical design reduces error by subtracting the resultant error in two square circuits from one another. Additionally, the shared bias branch of the multiplier circuit consumes less power than traditional designs, as both squarer circuits share a single bias branch rather than having two separate ones. For 180 nm technology, the circuit operates with a maximum power consumption of 92.34 μ W, a bandwidth of 722 MHz (-3 dB), and a maximum supply voltage of 1.5 V.

Keywords: Power consumption, Low voltage, Translinear loop, FGMOS

Introduction

Four-quadrant multipliers are essential in analog signal processing systems. These multipliers are vital for various electronic circuits, including automatic gain control. Their applications, such as modulation, neural networks, phase-locked loops (PLL), frequency conversion, mixers, and fuzzy systems, are well-documented in the literature¹. Under ideal circumstances, the output of an analog multiplier is characterized by the linear multiplication of the two input signals, x and y. This multiplication yields an output signal of $z = Kxy$, where K represents a constant value. Multiplier circuits are categorized based on their performance characteristics. When the inputs x and y are non-polarized, a one-quadrant circuit is formed. In cases where only one of the two input signals is polarized, a two-quadrant circuit is formed²⁻⁴. Furthermore, if both input signals are polarized, a four-quadrant circuit is formed⁴.

The Translinear (TL) loop method is utilized to develop a

significant group of multipliers in the current mode³⁻⁵. A TL loop arranges the transistors in a specific configuration within the loop, allowing for a strong signal connection for the transistor currents⁶⁻⁸. A notable advantage of these circuits is that the output current remains unaffected by variations in transistor characteristics, ensuring design stability even under changing temperatures.

This work introduces a novel topology for creating analog multiplier circuits based on Tran's linear loops, using a regulated cascode current mirror. The fundamental components of a CMOS analog multiplier circuit are two common pairs of Tran's linear loops. By employing a unique method of sharing a bias branch among the Translinear loops, the proposed circuit achieves reduced power consumption. Additionally, the circuit features a wide bandwidth and is immune to body effect. While cascading is a widely used technique to increase output resistance and DC gain, it is not ideal for low-voltage analog circuits because it can only



stack up to two transistors due to limited supply voltage. To mitigate the impact of channel length modulation, the drain-source voltage (V_{DS1}) of M_1 is stabilized at a constant value using a feedback loop. This feedback loop includes an auxiliary amplifier made up of M_3 and current source I_B , with M_2 functioning as a source follower. This approach enhances the output resistance and DC gain of the circuit, resulting in improved overall performance.

Materials & Methods

Design of Circuit




Figure 1. Current Mirror¹




Figure 2 Translinear Loop Circuit⁵

The current mode squaring circuit

Fig. 3. show the proposed current squaring circuit. This circuit consists of two dual Translinear loop (TL). The first TL is transistors M_1, M_2, M_3, M_4 and M_5 , while the second TL incorporates transistors M_6, M_7, M_8 and M_9 .

Here M_1 and M_2 are FGMOS⁷ (Floating Gate MOS). The following equation may be obtained from the fact that every MOS transistor operates in the saturation region:

$$I_{DS} = (V_{GS} - V_T)^2 \quad \dots (1)$$

Where $K_1 = 0.5 C_{ox} (W/L)$.




Figure 3. The proposed FGMOS based squarer circuit design

The multiplier circuit

The proposed analog Multiplier's working principle is based on the following algebraic structure: $(x+y)^2 - (x-y)^2 = 4xy$... (2)

The output of I_{out} is obtained from the first loop, consisting of transistors M_1, M_2, M_3, M_4 , and M_5 , while the output of I_{02} is provided by the second TL, both loops share transistors M_6, M_7, M_8 , and M_9 . In contrast to previous approaches that duplicated this branch for the loops and utilized a normal current mirror instead of a regulated cascode current mirror, this innovative method significantly reduces power consumption in the circuit, resulting in comparatively lower power dissipation.

The overall circuit functionality is:

$$I_{01} = \frac{I_{in1}^2}{8I_B} \quad \dots (3)$$

$$I_{02} = \frac{I_{in2}^2}{8I_B} \quad \dots (4)$$

$$I_{out} = I_{02} - I_{01} \quad \dots (5)$$

Since, and

$$I_{in1} = I_x - I_y \text{ and } I_{in2} = I_x + I_y \quad \dots (6)$$

$$I_{out} = \frac{I_x I_y}{2I_B}$$




Figure 4. Block diagram of Proposed Multiplier

The output of the proposed multiplier circuit, depicted in equation (6) is obtained by dividing the product of the two inputs by the constant current, which has a fixed value of $10 \mu\text{A}$.

Results and Discussion

Discussion Results

Figure 1 and Figure 2 depict the current mirror and the translinear loop circuit, respectively. The proposed circuit was designed and simulated using the Cadence EDA tool with 180 nm CMOS technology, as shown in Figure 3. The circuit operates with a power supply of 1.5V, and the bias current I_B is set to $10 \mu\text{A}$. Figure 4 shows the block diagram of the multiplier. Figure 5 shows the DC analysis of the proposed current squarer, where a triangular input current with an amplitude of $15 \mu\text{A}$ at 1 MHz results in an output current of $3.3125 \mu\text{A}$. Figure 6 shows the transient power dissipation of the proposed squarer circuits. Figure 7 presents the DC analysis of the proposed multiplier. This current mirror-based squarer notably demonstrates a 30% reduction in power consumption compared to previous works. The power consumption of the squarer is illustrated based on variations in different technologies, showing approximately a 30% reduction in power dissipation and a 3 dB increase in bandwidth.

Simulation Results




Figure 5. Input-output wave form of squarer




Figure 6. Transient Power




Figure 7. DC analysis of Multiplier

Conclusion

In this work novel LV and LP, MOS transistors and translinear-based current-mode analogue squarers are successfully implemented. This circuit is designed based on an MOS transistor and two TL loops. The MOS transistor-based current mirror is utilised in this circuit, and MOS has the capability to reduce threshold voltage, and current copying is also extremely efficient. As a result, the power consumption of the squarer circuit is reduced. It has a number of benefits, including reduced power consumption, low voltage requirements, high accuracy and wide bandwidth, as compared to the previous works. Here input current is $-15 \mu\text{A}$ to $15 \mu\text{A}$. It is used as a modulator and a frequency doubler. The proposed multiplier's low power and efficiency were demonstrated by a comparison with earlier works.

References

1. Razavi, & Behzad. Design of Analog CMOS Integrated Circuits. Tsinghua University Press, 2005.
2. Choi J, Park J, Kim W, Lim K, Laskar J. High multiplication factor capacitor multiplier for an on-chip PLL loop filter. *Electronics Letters*. 2009 Feb 26;45(5):239-40.
3. Sotner R, Jerabek J, Prokop R, Vrba K. Current gain controlled CCTA and its application in quadrature oscillator and direct frequency modulator. *Radioengineering*. 2011 Apr 1;20(1):317-26.
4. Sajjadi-Kia H. An analog cell and its applications in analog signal processing. *International Journal of circuit theory and applications*. 2011 Feb;39(2):195-201.
5. Maryan MM, Azhari SJ. A MOS translinear cell-based configurable block for current-mode analog signal processing. *Analog Integrated Circuits and Signal Processing*. 2017 Jul;92(1):1-3.
6. Yucel F, Yuce E. Analog squarers using only seven MOS transistors and a four quadrant analog multiplier application. *Journal of Circuits, Systems and Computers*. 2018 May 1;27(05):1850071.
7. Yadav H, Bansal U. A Novel Low-Voltage Low-Power FGMOS and CMOS Resister-Based Current Mirror. In 2021 International Conference on Industrial Electronics Research and Applications (ICIERA) 2021 Dec 22 (pp. 1-4). IEEE.
8. Rodriguez-Villegas E, Rodriguez-Villegas E. Low power and low voltage circuit design with the FGMOS transistor. Stevenage: Institution of Engineering and Technology; 2006 Oct 2.
9. Yadav H, Bansal U, Senani R. New electronically fine-tunable CMOS floating resistor configuration and its application. *AEU-International Journal of Electronics and Communications*. 2025 Mar 1;192:155690.