Low Power Techniques in VLSI

  • Amrita Pahadia Research Scholar, Bhabha University, Bhopal, Madhya Pradesh, India.
  • Soni Changlani Professor and Head, Department of Electronics and Communication, Lakshmi Narain College of Technology, Bhopal, Madhya Pradesh, India.

Abstract

Low power is extremely crucial in today’s VLSI technology, as seen by the current trends in the industry. In low-power VLSI designs, assessment techniques and extension circuits are used to improve performance. Power dissipation is primarily considered in terms of performance and area. Because of improved quality, reduced power consumption and power management on the chip remain the most difficult tasks to overcome even at 100nm and beyond. When it comes to power optimization, lowering the cost of the package and increasing battery life are both critical considerations. Leakage current is critical in power management because low power consumption is a significant negative in high-performance digital and microchip systems, which are becoming increasingly common. The leakage current of integrated circuits is a significant contributor to the total power dissipation of the device. It is only important for a winning chip to have low power consumption and accurate power dissipation calculations. A wide range of issues are discussed in this work, ranging from device or method level to formula level, including future concerns that must be addressed in the design and application of low power circuits.


How to cite this article:
Pahadia A, Changlani S. Low Power Techniques in VLSI. J Adv Res Electro Engi Tech 2021; 8(3&4): 1-7.

References

1. Sharma M, Gupta N, Gupta R. Power Reduction Techniques In VLSI. International Journal of Engineering
Technologies and Management Research 2018; 5(2:SE): 123-129. 10.29121/ijetmr.v5.i2.2018.633.
2. Yeap GK. Practical low power digital VLSI design. Springer Science & Business Media.
3. Bellaouar A, Elmasry M. Low-power digital VLSI design: circuits and systems. Springer Science & Business Media 2012.
4. Devadas S, Malik S. A survey of optimization techniques targeting low power VLSI circuits. Proceedings of the
32nd annual ACM/IEEE Design Automation Conference. 1995; 242-247).
5. Girard P. Survey of low-power testing of VLSI circuits. IEEE Design & test of computers, 2002; 19(3): 82-92.
6. Pedram M. Design technologies for low power VLSI. Encyclopedia of Computer Science and Technology
1997; 36: 73-96.
7. De Angel E, Swartzlander EE. Survey of low power techniques for VLSI design. Proceedings. Eighth Annual IEEE International Conference on Innovative Systems in Silicon. 1996; 159-169).
8. Stan MR, Burleson WP. Low-power encodings for global communication in CMOS VLSI. IEEE transactions on
very large scale integration (VLSI) systems. 1997; 5(4): 444-455.
9. Kanagavalli G, Sangeetha M. Design of low power VLSI circuits for precharge logic. International Journal of
Pure and Applied Mathematics 2017; 116(15): 505-510.
10. Roy K, Prasad SC. Low-power CMOS VLSI circuit design. John Wiley & Sons.
11. Kaur K, Noor A. Strategies & methodologies for low power VLSI designs: A review. International Journal of
Advances in Engineering & Technology 2011; 1(2): 159.
12. Girard P. Low power testing of VLSI circuits: Problems and solutions. Proceedings IEEE 2000 First International Symposium on Quality Electronic Design (Cat. No. PR00525). 2000; 173-179).
13. Pal A. Low-power VLSI circuits and systems. Springer.
14. Sharma VK, Pattanaik M, Raj B. ONOFIC approach: low power high speed nanoscale VLSI circuits design.
International Journal of Electronics 2014; 101(1): 61-73.
15. Najm FN. A survey of power estimation techniques in VLSI circuits. IEEE Transactions on Very Large Scale
Integration (VLSI) Systems. 1994; 2(4): 446-455.
16. San G, Brothers C, Gallagher D et al. A fast, lowpower logarithm approximation with CMOS VLSI implementation. 42nd Midwest Symposium on Circuits and Systems (Cat. No. 99CH36356). 1999; 1: 388-391).
17. Alioto M. Ultra-low power VLSI circuit design demystified and explained: A tutorial. IEEE Transactions on Circuits and Systems I: Regular Papers. 2012; 59(1): 3-29.
18. Rao PV, Raj CP. VLSI design and analysis of multipliers for low power. In 2009 Fifth International Conference
on Intelligent Information Hiding and Multimedia Signal Processing. IEEE 2009; 1354-1357.
19. Kumar N, Katkoori S, Rader L et al. Profile-driven behavioral synthesis for low-power VLSI systems. IEEE
Design & Test of Computers. 1995; 12(3): 70-84.
20. Sivakumar R, Jothi D. Recent trends in low power VLSI design. International Journal of Computer and Electrical Engineering 2014; 6(6): 509.
21. Basker P, Arulmurugan A. Survey of low power testing of VLSI circuits. International Conference on Computer
Communication and Informatics. IEEE 2012; 1-7.
22. Varadharajan SK, Nallasamy V. Low power VLSI circuits design strategies and methodologies: A literature
review. Conference on Emerging Devices and Smart Systems (ICEDSS). IEEE 2017; 245-251).
23. Lee YJ, Lee J, Kim YB et al. Low power real time electronic neuron VLSI design using subthreshold technique. In 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No. 04CH37512). 2004; 4: 4-744.
24. Natesan J, Radhakrishnan D. Shift invert coding (SINV) for low power VLSI. Euromicro Symposium on Digital
System Design. DSD 2004; 190-194).
25. Benini L, De Micheli G, Macii E. Designing low-power circuits: practical recipes. IEEE Circuits and Systems
magazine. 2001; 1(1): 6-25.
26. Bisdounis L, Gouvetas D, Koufopavlou O. A comparative study of CMOS circuit design styles for low-power highspeed VLSI circuits. International Journal of Electronics 1998; 84(6): 599-613.
27. Sundararajan V, Parhi KK. Low power synthesis of dual threshold voltage CMOS VLSI circuits. Proceedings
of the 1999 international symposium on Low power electronics and design. 1999; 139-144.
28. Roy K, Yeo KS. Low voltage, low power VLSI subsystems.
29. Chakraverty M, Harisankar PS, Ruparelia V. Low power design practices for power optimization at the logic and architecture levels for VLSI system design. International Conference on Energy Efficient Technologies for
Sustainability (ICEETS). 2016; 727-733.
30. Park JC. Sleepy Stack: A new approach to Low Power VLSI logic and memory. Georgia Institute of Technology.
31. Karthik B, Kumar TVUK, Selvaraj A. Test data compression architecture for lowpower vlsi testing. World Applied Sciences Journal 2014; 29(8): 1035-1038.
Published
2021-11-27
How to Cite
PAHADIA, Amrita; CHANGLANI, Soni. Low Power Techniques in VLSI. Journal of Advanced Research in Electronics Engineering and Technology, [S.l.], v. 8, n. 3&4, p. 1-7, nov. 2021. ISSN 2456-1428. Available at: <https://thejournalshouse.com/index.php/electronics-engg-technology-adr/article/view/519>. Date accessed: 17 aug. 2022.